

FIG. 1




FIG. 2A




FIG. 3




FIG. 4




FIG. 5




FIG. 6

FIG. 7















FIG. 8












FIG. 19

		EGRESS PACKETS			
		EARLY	LATE	VERY LATE	TOO-LATE
SYSTEM/DEVICE/PROCESS PREEMPTION EMBODIMENTS FOR SLOW #2 DSPs	#5	DO INGRESS FIRST	PREEMPTION PRIORITY 2	PREEMPTION PRIORITY 1	DETECT; NO INTERRUPT
	#4	PREEMPTION PRIORITY 2		PREEMPTION PRIORITY 1	DETECT; NO INTERRUPT
	#3	NON PREEMPTIVE		EGRESS INTERRUPT	DETECT; NO INTERRUPT
	#2	EGRESS INTERRUPT (BY PACKET; BY PROGRAM; BY DEADLINE)			DETECT; NO INTERRUPT
	#1	EGRESS PROCESS INTERRUPTS INGRESS PROCESS			
	#0	NON-PREEMPTION			

FIG. 20




FIG. 21

FIG. 22





FIG. 23






FIG. 25





FIG. 26





FIG. 29





FIG. 30




FIG. 31




FIG. 32






FIG. 34




FIG. 37




FIG. 38

